OpenCores
Home » All forums » Ethernet MAC » Can the opencore Ethernet wishbone interface be directlyconnect ed to an Altera Avalon bus?
no use no use 1/1 no use no use
Can the opencore Ethernet wishbone interface be directlyconnect ed to an Altera Avalon bus?
by Unknown on Mar 16, 2004 		Not available!
Hi.

Ethernet does single accesses and burst accesses (read and write). The
worst case is when the buffer descriptor is pointing to the address 0x1
(0x5, 0x9...). In that case first a single byte cycle is started
(address is 0x1), then a single half cycle is started (address = 0x2)
and then word burst is started (from address 0x4).

Since Ethernet has a 32-bit interface, byte cycle means that only one
select signal is active. For half cycle 2 select signals are set.


Regards,
Igor




-----Original Message----- From: ethmac-bounces@opencores.org
[mailto:ethmac-bounces@opencores.org]
On Behalf Of Conrad, Linda A Sent: Tuesday, March 16, 2004 9:52 PM To: 'ethmac@opencores.org' Subject: [ethmac] Can the opencore Ethernet wishbone interface be directlyconnect ed to an Altera Avalon bus? I would like to know how to connect an Altera Avalon bus directly to

the
ethernet core from opencore.
I've made a guess, but at this point in time I don't know what are all

the
types of wishbone bus cycles
that the ethernet core's wishbone interface produces . I need to

connect
the ethernet core's wishbone slave interface to an Avalon master, and the ethernet core's wishbone master interface to an Avalon slave. Any help is greatly appreciated, Linda Conrad StorageTek _______________________________________________ http://www.opencores.org/mailman/listinfo/ethmac



no use no use 1/1 no use no use
© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.